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ABSTRACT
This paper deals with Gm-C biquadratic filters that use
grounded capacitors. We derive aJ practical HP and notch
filter topologies that do not require critical component matching. The aim of this derivation was to discover new architectures. The result of this derivationis quite unexpected: there
are only three distinct topologies (one notch and two highpass). None of them is particularly new because all reported
in the literature biquad circuits are their embodiments.

1. INTRODUCTION
In general there are two analog filter synthesis techniques:
the prototype-based technique and the biquad-based technique. Active filters based upon a passive prototype have
lower sensitivity to component mismatch than their biquad
counterparts. Biquad-based filters, on the other hand, allow
for easier on-chip automatic tuning1. Both filter structures
can be implemented using op-amp based integrators or GmC integrators.
Because of their ”open-loop’’ nature Gm-C integrators
exhibit lower phase ”errors” at higher frequency; thus they
are better suited for implementation of high-frequency filters. Gm-C filter architectures that use only grounded capacitors are of special interest, because standard (digital)
CMOS process does not provide high-density linear floating capacitors.
It is well known that low-pass and band-pass filter characteristics can be obtained (simultaneously) from a set of
integrators2 connected in a loop. This is also true if the integrators are of the type Gm-(grounded) C. Hence, the implementation of LP and B P biquadratic filters using only
grounded capacitors does not present a problem.
Second order transfer functions having pair of finite transmission zeroes (in theory) can be obtained from the same
architecture by taking weighted sum of the input signal and
the produced L P and B P output signals [5], i.e.

’

”master-slave” or VCO-based tuning
‘One integrator is ”lossy” while the other one is ”lossless”
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Figure 1: Conceptual schematic of Gm-(grounded)C biquad.
In practice however this approach fails to produce robust
high-pass and notch filter characteristics. The reason is that
here the ”missing” numerator terms are obtained via cancellation. Thus, the attainable attenuation is determined by
component matching and it is limited to 35 - 40dB.
Alternative high-pass architectures with no requirements
for critical component matching can be found in [ 11, [ 2 ] ,[ 3 ] .
[4], [ 5 ] , [6] and probably many other publications. Gm (grounded) C notch architectures with no component matching requirements have been reported in at least two papers
PI, [ a .
While each of these fine publications provides a ”good
set” of filter topologies none of them seems to clearly identify the ”complete set”.
The aim of this paper is to derive the coinplere set of
practical HP and notch filter topologies that do not require
critical component matching.

2. PRELIMINARY CONSIDERATIONS
Here will we assume that single-input/single-output (SI/SO)
transconductors are to be used. Once the filter topology is
determined, constraints related to a specific transconductor
topology could then be taken into account. For example,
two SI/SO transconductors whose outputs are coupled could
be replaced by a single differential-input/SO transconductor
after imposing the following two requirements:
l g m 1 I = lgrns I

&

sigr/,[,qnzl]= - . s I : g i i . [ g ~ m ]

Such considerations are not required when implementing fully-differential filters” A fully-differential design is
’In products, fully-differential designs are usually used.
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2: A general two-node Gm-(grounded)C network.
obtained directly from the single-ended filter topology if
each S I / S O transconductor is replaced by a DI/DO transconductor and the number of capacitors is doubled.
Biquads must be implemented in such a way that their
natural frequencies are not affected by the cascading. This
suggests that a cascadable Gm-(grounded)C biquad must
have high input impedance, i.e. it must have the topology
shown in Fig. 1. The input transconductor(s) in Fig. 1 architecture converts the applied input voltage into current(s).
The produced current(s) is(are) then injected into a network
comprised of two grounded capacitors and several transconductor blocks. The network converts the injected current(s)
into voltages. Any of these voltages4 can than be taken as an
output voltage. We see that for a given Gm - (grounded)C
network (mathematically described by either its admittance
matrix [l'(s)]or its impedance matrix [ Z ( s ) ] )many but finite number of transfer functions can be implemented. Thus,
the study of only few Gm-C networks can yield information
about large number of biquad configurations.
In the next two section several Gm-(grounded)C networks will be derived and studied.

3. THE TWO-NODE NETWORK
Among all networks that can exhibit second-order response
Fig. 2 is the one with minimum number of nodes - only two.
The admittance matrix of this circuit, i.e.

Figure 3: Conceptual schematic of Gm-(grounded)C biquad
capable of implementing transfer functions with secondorder numerator.

4. THE THREE-NODE NETWORK
The next in complexity network is the three-node network.
Since we are concemed with circuits that exhibit a secondorder response, only two of the three nodes (say nodes "1"
and "2") should be capacitively loaded. The admittance matrix of such a circuit is thus given by:'
I'(s) =

[

911

+sc1

g12

g21

922

Q31

+ sc2

g13
923

Q32

g33

1

(3)

-

Inverting the above matrix we obtain circuit's impedance
matrix, i.e.
Z(s) =

[

z11(s)

ZlP(s)

213(s)

z21(s)

Z22(S)

m(s)

z3l(s)

232(s)

233(s)

]

(4)

Only z33 entry of the 2 matrix has second-order numerator.
N233= g33[s2C1c
2 +s(C*y11+Cl9221 +g11g22 - 9 1 2 9 2 1 1

(5)

Thus, using a three-node network one can implement transfer functions with second-order numerators. All such imple-

mentations however will have the same topology - the one
shown in Fig. 3.
The denominators of all z t J(s) entries are the same and
equal to the determinant of I'(s).

4.1. Robust Notch Topologies

can be inverted to obtain circuit's impedance matrix:

Since the zeroes of an ideal notch transfer function are located on the imaginary axes, both 911 and 9 2 2 must be 0.
With this restriction the numerator of 2 3 3 becomes:
This matrix tells us how Fig. 2 "converts" injected currents
into voltages. Thus, it shows the type of transfer functions
that one can implement.
It can be easily verified that the above four entries are:
zll

xzl

=

K!r+sC'a
D(s)

3
D(s)

*I2

222

a

= D(s)
ll+Sc'l
= o(s)

'

where: D ( s ) = s2C1C2+s(Cly.J2 + C ~ y l l ) + g l l g ~- 9?1 2 ~ 2 1
Since none of the four numerators contains an s term

'

N:,,(S)

= S'ClC2933 - glZg"l933

and the denominator becomes:

The poles and the zeroes of a robust notch filter must have
the same imaginary parts. Hence, the pole and the zero
imaginary part must be set by the same circuit elements.
This suggests that the first two zero-order terms. of D ( s )
must equal zero, i.e.

Fig. 2 circuit can not be used to implement high-pass, notch
01' any other trnrisferfunction that has a pair of transmis"Circuit temunal potentials "measured" with respect to ground

One might be tempted to set all four transconductances g13,
y23 to zero. This however would also nullify

9 3 2 , ~ 3 and
1
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911, g22 and gZ1 to zero. After considering the determinants of the resulting admittance matrices we find that
in each case one additional transconductor can be removed
Thus, after relatively straightforward considerations we find
that total of four transconductances can be eliminated. The
possibilities are:
1) 911 = g"2 = g 1 2 = g 3 1 = 0;

'.

Figure 4: The only minimal three-node network (with
grounded capacitors) that can be used to implement a robust notch filter.
denominator's first-order term. Hence, we have to choose
g31and 9 2 3 in such a way that either (7) or (8) is
satisfied.
~ 1 3 g, 3 2 ,

923g32

=0

&L

g31g13

#0

(7)

923g3L'

#

&L

y31y13

=0

(8)

0

Restrictions (6) and (7) are simultaneously satisfied when
923 = g 3 2 = 0 while restrictions (6) and (8) are satisfied
when y I 3 = yCIl= 0. In both cases we obtain the same minimal network5 (e.g. Fig. 4). Thus, there is only one threenode network thatcan be used to implement notch transfer
S )this network
function. The impedance matrix Z F , ! , . ~ (of
is:

2 ) 9 1 1 = 9 2 2 = g 1 2 = g 2 3 = 0;
3) 9 1 1 = 9 2 2 = $ 2 1 = 9 1 3 = o;
4) 911 = g 2 2 = 921 = g 3 2 = 0;

These four possibilities lead to two distinct networks7.
The networks have the following impedance matrices:
Fig. 5(a)

[

1 S c 2 9 3 3 - 923932
D(s)

913932

-sC2913

-921933

Se1933

-Sc1923

921932

-Sc1932

s"1

where D ( s ) = s 2 C i C 2 g 3 3 - S c l g 2 3 9 3 2
Fig. 5(b)

+

+ 913921
c
2

(10)

g2ig13g32

SC2933

913932

-sczg13

-921 9 3 3

s C l 9 3 3 - 913931
-Sclg32

?I3921
s2c1c
2

-Sc2931

+ 921g32

1

1

(11)

where D F , ~ . ~=
( Ss'C1C2y33
)
-.G~~
-I
g 2.
1 9Y
1 2 Y 3I
3 .: ~
Such derived impedance matrix shows that total of six
S I l S O transconductors are needed to realize Fig. 4-based
biquad.

4.2. Robust High-Pass Topologies
To obtain network that has high-pass response we have to
make the zero-order and the first-order terms of (5) zero.
This can be done by setting {JJ 1, 9 2 2 and g1.l to zero or by

where D ( s ) = . s 2 C 1 C 2 g 3 3 - s C l g 3 1 g 1 3 + g ~ l g n g 3 2 .
Again, total of six SIISO transconductors will be needed
to realize Fig. 5(a) or Fig. 5(b) based HP biquads. Thus, a
practical fully-differential HP biquad filter requires no less
than six fully-differential transconductance elements.
Naturally, the sign of the transconductors used must be
chosen in such a way that a stable network is achieved. Such
sign selection is not unique. The sign selection however is
trivial and for that reason it will not be discussed here.
The identification of the basic high-pass and notch topologies allows for a classification of previously reported Gm (grounded)C architectures. The classification of the cited
in this paper architectures is given on the next page.
Parasitic capacitive loading of node "3" affects all threenode architectures. This situation becomes even more problematic if more "additional" nodes are introduced. For this
reason, we believe that quad-node (see Fig. 4(a) in [3]) and
other higher-order architectures are not worth considering.

5. AN ALTERNATIVE VIEW
The implementation of a transfer function that has finite
transmission zeroes calls for an implementation of a suitable impedance (see Fig. 3). The impedances required for
the implementation of notch and high-pass characteristics
are respectively:
Z,rotch

=

R(5'+~0)

s 1 + a1s

+ a0

Rc

zHp

Rs2

=
.S2

+ a16 + a0

(12)

Using long division these two expressions yield Fig. 6 canonical forms. As illustrated in Fig. 7 the previously introduced
Figure 5: The only minimal three-node networks that can
be used to implement high-pass transfer function.
'The difference is in the node labeling not the network connectivity.

'For the case where y12 = 0 either 931 or 9 2 3 can be set to zero. For
the case where .q21 = 0 either 91:s or 1/32 can be set to zero.
' Conditions I ) and 4) yield Fig. 5(a) network while conditions 2) and
3 ) yield Fig. 5(b).
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(b)

Figure 6: Impedances that must be realized to implement
notch andhigh-pass transfer functions.

Figure 7: Emulation of Fig. 6(a)canonical form.
A

Fig. 4 topology implements the required impedance.
Fig. 6 high-pass canonical form contains a non-physical
element: an inductive type frequency dependent negative
resistance. Its implementation is shown in Fig. 8(a). There
are two different ways to emulate the required inductor. As a
result we obtain two different high-pass impedance topologies: Fig. 8(b) and Fig. 8(c). These are identical to the previously derived Fig. 5(a) and Fig. 5(b) topologies.

6. CONCLUSIONS

I

We have shown that circuits with grounded capacitors that
implement transfer functions with second-order numerator
have at least three distinct nodes (four nodes if input node
is counted).
We have shown that there is only one architecture that
implements robust notch transfer function and only two distinct architectures that implement robust high-pass transfer
function8.
We have argued that if only grounded capacitors are
used, at least six transconductors will be needed to implement high-pass and notch transfer functions.
Implementation
Fig. 6(b) in [SI
Fig. 1 in [6]
Fig. 4(b) in [3]
Fig. 4 in [6]
Fig. 12(b) in [ 11

PI
Fig. 3 in [4]
Fig. 6 (c) in [5]
Fig. 2 in [6]

Transfer Function
notch
notch
high-pass
high-pass
high-pass
high-pass
high-pass
high-pass
high-pass

Topology
Fig. 4
Fig. 4
Fig. 5(a)
Fig. 5(a)
Fig. 5(b)
Fig. 5(b)
Fig. 5(b)
Fig. 5(b)
Fig. 5(b)
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